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あらまし 超高耐圧SiCバイポーラデ、パイス実現には、接合終端構造の設計が重要になる。木研究では、当グ、ループが提案






Fabrication of Ultrahigh-Voltage SiC PiN Diodes with Low On-Resistance 
Naoki KAJit Hiroki NIWAt Jun SUDAt and Tsunenobu k島iOTOt
↑Department of Electronic Science and Engineering, Kyoto University, 
Al・303Kyotodaigaku-katsura, Nisikyo, Kyoto 615・8510,Japan 
E-mail: tkaji@sernicon却 ee.kyoto-u.ac.jp
Abstract Designing of edge termination structure is an essential technique to realize ultrahigh-voltage SiC bipolar devices. 
In this s同dy,we have designed edge termination by device simulation, especially Space-Modulated Junction Termination 
Extension (SM-JTE) struc旬rethat O町 groupproposed. With the designed SM-JTE, we have fabricated SiC PiN diodes with 
over 17 kV breakdown voltages in wider range of JTE dose, which indicates SM-JTE is a promising edge termination s仕ucture
to realize ultrahigh-voltage SiC bipolar devic回.Furthermore, by performing lifetime enhancement process via thermal 
oxidation, we have demonstrated drastic improvement of the on-state voltage drop and the differential on-resistance of the PiN 
diodes. 




































This article is a technical repo口withoutpeer review, and its polished and/or extended version may be published elsewhere. 
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